The Modern High Speed Link project aims to create a design infrastructure for a high-speed serial interface for a variety of channel and modulation conditions. The work is comprised of creating a library of standard building blocks for high-speed links. Building blocks will be designed at the behavioral modeling level (Verilog and Cadence Virtuoso), targeting sub-65nm process nodes. The high speed link is designed to operate at 25Gb/s.
← View all Capstone Projects